Capacitance-voltage (C-V) traces in n-type-(Bi1-xSbx)2Te3/oxide/metal capacitor structures using an AC capacitance bridge are investigated. By tuning the top gate voltage from positive to negative values, the system at the interface is tuned from accumulation, via depletion into inversion. Our results show the typical low-frequency and high frequency C-V traces, depending on measuring frequency, temperature and illumination intensity and reflecting their sensitive dependence on recombination/generation rates. Superimposed a strong hysteresis under inversion is also observed which is ascribed to the presence of conventional localized surface states which coexist with topological surface states.
Introduction
Topological insulators (TIs) are a new class of materials with unique electronic properties featuring conductive surface states and insulating bulk. [1, 2] HgTe and binary compounds like Bi2Se3, Bi2Te3, and Sb2Te3, e.g., are typical TIs. [3] The characteristic surface states in TIs form at the interface between materials with different topological index. In many cases, however, the bulk is not insulating due to intrinsic defects, causing strong n-or p-doping, so that bulk conduction prevails. For example, pure Bi2Te3, is n-type with typical carrier concentrations n on the order of 10 19 cm -3 , pure Sb2Te3 is p-type having a hole concentration p in the same range. One way to suppress bulk conduction is compensation, which is achieved by combining n-and p-type materials like Bi2Te3 and Sb2Te3 to form (Bi1-xSbx)2Te3 (BST). In BST the carrier type can be tuned from n to p-type by varying the Sb concentration (x value). At the transition point, the carrier concentration is typically in the range of 10 18 cm -3 or even lower, associated with a correspondingly lower bulk conduction. [4, 5] The observation of a well-resolved quantum Hall effect in BST and similar compensated TIs shows the feasibility of this method.
[6] Here, we focus on capacitance-voltage (C-V) measurements, being a standard tool to investigate metaloxide-semiconductor (MOS) devices. [7] For example, C-V traces give information about interface states or charges in the oxides. In TIs we can envision three scenarios: (i) In case of high, metallic like bulk conduction we expect the capacitance (per unit area) of metal-insulator-TI structures to be essentially constant and given by 0 = 0 / with 0 the dielectric constant of vacuum and , the relative dielectric constant, and thickness of the insulator, respectively. (ii) In case of pure surface conduction (truly insulating bulk) the measured capacitance reflects the quantum capacitance 2 , with the elementary charge and the thermodynamic density of states at the Fermi level F , −1 = 0 −1 + ( 2 ) −1 . This scenario has also been explored, for example, in the bulk insulating TI HgTe. [8] (iii) In case of intermediate bulk conduction, one might expect that the interface can be tuned by the field effect from accumulation via depletion to inversion, and a mixture of quantum capacitance and MOS field effect capacitance depending on their respective contributions will be obtained. [7, 9] The situation explored below is in the limit of a dominating MOS field effect capacitance.
Experimental section
BST films with thickness d between 8 to 12.5 nm were grown on silicon on insulator substrates by molecular beam epitaxy. Samples with a nominal Sb concentration of around 42% were chosen as they displayed the lowest carrier concentration (10 18 ~10 19 cm -3 ). [5] A typical device used both for transport and capacitance measurements is shown in the inset of Figure 1 (a). A Hall-bar mesa was defined by optical lithography, followed by Ar ion milling. [10] The transport measurements for all devices were performed in an Oxford cryostat at temperatures down to 1.4 K and applying magnetic fields up to 1 T. The capacitance-voltage measurements were done with an AH2700 capacitance bridge by mixing a DC top gate voltage ( tg ) and a modulation AC voltage ( AC ) of 0.5 V at frequencies between 50 Hz and 20 kHz. A low-temperature red light LED (working voltage ~ 2 V) was used in the light-controlled capacitance measurements. The energy of the light emitted by the LED is about 1.8 eV (wave length 680 nm), which is much larger than the band gap of BST ( g ≈ 200 meV). [2] 3. Results
Transport measurements
Figure 1(a) shows the resistivity-temperature relation of device BST1, which indicates metallic conduction down to low temperatures, suggesting bulk-dominated conduction. By varying tg at the base temperature of cryostat 1.4 K (as shown in Figure 1 (b)) and sweeping a perpendicular magnetic field B, the Hall slope ( xy / ), and sheet resistance  at 0 T, were extracted. At tg = 0 the total electron density is estimated to be ~ 1.6×10 19 cm -3 , by treating all the conduction to be bulk conduction. Given this value we conclude that F is located in the conduction band (inset in Figure 1 (a)), as also suggested by angle resolved photoemission spectroscopy measurements. [5] The maximum applied negative voltage of tg = -40 V, is close to breakdown electric field.
[11] At this voltage the polarity of the Hall voltage has not yet changed, meaning that the whole material cannot be tuned from n-type to p-type. To achieve this, larger negative voltages < -60 V would be needed.
Capacitance measurements
Capacitance measurements were carried out on the same device. Similar results were obtained from 2 devices fabricated from the same wafer, and from another 2 devices from a different wafer but with similar Sb concentration. The inset in Figure 2 (a) shows a schematic cross section view of the device. The area of the capacitor is = 50 × 380 m 2 for all devices. For the measurements, coaxial wires were used to minimize the effect of parasitic capacitances. Figure   2 (a) shows C-V traces taken at a temperature = 15 K for three different frequencies (f = 50
Hz, 240 Hz and 20 kHz) by sweeping tg . At about tg = −5 V the capacitance signal drops precipitously and remains at the lower level for increasing negative voltage. Tuning tg towards negative values causes electron depletion and the capacitance decreases as the capacitance of the depletion region gets added in series. In case an inversion layer of holes forms at the insulator/BST interface, one expects that the capacitance will stay at the low value (high frequency case) or recover its original value 0 (low frequency case). Low frequency case means that at a given temperature the generation rate of holes is fast enough to follow the AC voltage modulation. In the high frequency case, in contrast, the minority carriers in the inversion layer cannot follow the external modulation AC . The small hysteresis observed in Figure 2 (a) is characteristic for oxide charges, which are shifted back and forth by the applied gate voltage. [7] The density of this mobile charges ( m ) is on the order of 10 11 cm -2 , which can be estimated from m = 0 ∆ m ⁄ , where ∆ m is the voltage shift displayed in Figure 2 (a). The downshift of 0 with increasing frequency is the result of resistive effects. [8] For higher temperatures, here at 19.9 K (Figure 2(b) ), however, the capacitance measured at f = 50 Hz rises again towards 0 , consistent with an increased generation rate (which increases with temperature) and sufficiently low frequency. At higher T ~ 29.8 K (Figure 2(c) ) also the C-V traces measured at higher frequencies show the characteristic low-frequency behavior, as expected for a sufficiently large generation rate. For those low frequency traces, however, they look strikingly different and a large hysteresis occurs on the back sweep. In this situation, if we pause the sweep at certain tg for some time, there is no shift or drift of the curve (data not shown), suggesting the effect to be stationary. Figure 2 The evolution of the hysteresis is shown in more detail in Figure 3 (a) and 3(b) in device BST2.
The inset of Figure 3 (a) shows the schematic "spoon" like hysteresis trace with characteristic points marked by A, B, C and D. At point A the system is in accumulation. On the way from point A to C the C-V trace is fully reversible, i.e. no hysteresis occurs (apart from the small hysteresis ascribed to moving charges in the oxide layer). Once point C is reached, however, the pronounced hysteresis starts to develop. The evolution of the hysteresis from the inversion side is shown in Figure 3 (b). Here, hysteresis starts to occurs once tg is swept beyond point C towards larger gate voltages. Similar pronounced hystereses had been found in X-ray irradiated (applied to increase the conventional surface state density) silicon based MOS capacitors, as well as in silicon-carbide gate-controlled diodes. [12, 13] There, the origin of the hysteresis was ascribed to the existence of deep-lying (trapped) surface states. These states, sufficiently far away from the valence and conduction band edge can be charged/discharged by capture of holes/electrons when F is close to the valence band ( v )/the conduction band ( c ).
Discussion on the "spoon" like hysteresis
Given the non-perfect BST/insulator interface, it is obvious to assume that besides delocalized topological surface states (TSS), localized surface states (LSS) also exist. These trap states are energetically distributed across the bandgap (see Figure 4) and are likely the origin of the observed hysteresis. In the framework of carrier generation and recombination theory, the capture rate of carriers into surface states is proportional to carrier concentration while the emission rate from localized states with energy T decreases with increasing c − T ( T − v ). [12, 14] As we lack detailed information about the nature of the defect states we follow the reference, [12] This is associated with a change of slope at point C. In case tg is swept to even more negative values, the capacitance approaches 0 (see inset Figure 4 (a)). At this point all the negative charge has been annihilated and the trap states above F are filled with holes ( Figure 4(g) ). But most of the time we have avoided sweeping to these large negative voltages, as they caused enhanced hysteresis. Usually we swept back at a point D before reaching full inversion. By moving back from point D to E (Figure 4 (e, f)), due to the low concentration of electrons, the empty trapped states stay discharged serving as an extra space charged region, inducing lower total capacitance.
Upon reaching point B all the trapped states will be charged instantly with electrons up to F , leading to a sharp increase of capacitance; the system recovers to equilibrium and the hysteresis disappears.
From the data shown in the inset of Figure 4 (a), the trapped density of surface states (∆ ) between points C and D' can be estimated. For the voltage interval ∆~11.8 , ∆ = 0 ∆ ( ) ⁄ ≈ 6×10 12 cm -2 . We note that the density of TSS within the band gap is smaller but of the same order of magnitude compared with ∆ , thus we cannot exclude that TSS also contribute to the hysteretic behavior. In this case, however, it would be unclear how charge can be trapped in these metallic like delocalized TSS.
Effects of light on the capacitance
It is expected that by introducing external electron and hole pairs, for example, by illumination, the C-V traces will be strongly influenced. [15] This also applies in our devices. The experiments of illumination on the C-V traces were done on device BST3 with carrier density ( tg = 0) of 6.7×10 18 cm -3 at 1.4 K, as estimated from the Hall slope. In contrast to the devices discussed above, it was protected by a few nm Al2O3 obtained by oxidation of a 0.7 nm (nominal) in-situ capped Al layer after BST growth, since on one hand, we want to see if the variation of insulator plays a role in the hysteresis, and on the other hand it may improve the surface quality. A similar approach of protecting the TI surfaces has been used by other groups before. [16] Corresponding data are shown in Figure 5 for two temperatures, where we observed transition between high and low C-V traces. When no light is applied, compared with devices BST1 and BST2, the change of insulator shifts the flat band voltage (for example, ~-1 V for BST2, and ~-7.5 V for BST3), due to the different dielectric constants of the insulators, as well as the different doping levels of the surface states of the device during growth and device fabrication. However, similar hysteresis also presents, suggesting that the trapped states are already formed during the BST growth. In addition, the C-V traces change drastically upon illumination. While at 10 K, high frequency C-V curves prevail, a low-frequency C-V trace with large hysteresis dominates at 20 K in the dark. In the latter case the C-V traces become essentially "flat" at the highest LED intensities. This is expected for metal like systems with high carrier concentration which mimics a capacitor with two metal plates and capacitance 0 .
Conclusions
We observed typical field effect C-V traces in compensated n-type (Bi1-xSbx)2Te3 topological increased parasitic capacitance when the temperature is higher. In addition, the tg needed for the capacitance to drop (depletion) moves to the negative side, suggesting an increased surface carrier density which needs to be depleted, when the temperature increases. Since depletion and inversion are observed all the time, we conclude that the top surface area can be tuned from n to p type at all temperatures, the same as that at 1.4 K. All the C-V traces were taken with the same 
